## **CLAIMS**

1	1. Method of automatic generation, by means of a data processing system (40)
2	associated with a program called a Configurator for creating a global simulation model of
3	an architecture comprising models of integrated circuits under development that can
4	constitute, with the help of the automatic Configurator, a machine or a part of a machine,
5	and environment simulation models that make it possible to test and verify the circuit
6	under development, a configuration definition file (FCONF) for components of the
7	architecture, these components constituting fixed functional blocks for describing the
8	functionalities of integrated circuits or parts of integrated circuits, the components being
9	chosen by the user from a library of various component types and a library of
10	environment components, in order to create the global model of the architecture
11	corresponding to the functional specification defined in the configuration definition file
12	(FCONF) and conforming to the specification of the architecture of the global model
13	specified by an architecture description file (FDARCH), a method characterized in that it
14	includes the following steps:
15	- the reading of the architecture description file (FDARCH) of the global model
16	and the storage, in a component and connection rule table (TCRC), in a connection
17	coherency rule table (TRCOH), and in a source file formatting table (TMFT), of
18	information related to all of the possible configurations, each component obtaining a
19	name (LABEL) that unambiguously identifies its position in the architecture, and a type
20	from among several types (Active Components, Monitoring and Verification Blocks,
21	Intermediate Blocks, System Blocks and Global Blocks),
22	- the instantiation of the components specified in the configuration definition file
23	(FCONF) by the user-developer using a list of the components preset, designated by their
24	names and types and including parameters or invoking procedures, the configuration
25	definition file (FCONF) comprising a file from which to select the components and their
26	types and optional additional indications concerning the type of interface and the server
27	involved in the configuration to be generated by the Configurator, and the storage of the
28	corresponding information in an instance connection table (TCINST),
29	- the topological connection of the instances and the storage of the corresponding
30	information in an instance connection table (TCINST),

31	- the physical connection of the interface signals, at the level of each instance of
32	the components, by applying regular expressions, stored in the component and connection
33	rule table (TCRC), based on the names of the signals constituting a wiring table (TCAB),
34	- the use of the instance connection table (TCINST), the wiring table (TCAB) and
35	the formatting table (TFMT) to automatically generate HDL-type (MGHDL) and HLL-
36	type (MGHLL) source files of the global simulation model corresponding to the
37	configuration specified by the configuration definition file (FCONF).
1	2. Method according to claim 1, wherein the Configurator system transmits to
2	the HLL-type parts of each component information on:
3	the name (LABEL) of the component;
4	- the type of the instance (DUT, XACTOR, VERIFIER, MONITOR),
5	- the HDL path, i.e. the hierarchical name of the component in the
6	description of the model.
1	3. Method according to claim 1 or 2, wherein the configuration definition file
2	(FCONF) also includes a keyword (server <n>) indicating the name or number of the</n>
3	server in which a component is instantiated when the method is used in a multi-server
4	system.
1	4. Method according to claim 4 wherein, in the case of a multi-server
2	utilization, the configurator system executes the following steps:
3	<ul> <li>the division of the Configuration into several (HDL type and</li> </ul>
4	HLL type) parts, sorting the HDL-type components and the HLL objects
5	according to the servers to which they belong,
6	- the generation of the HDL-type peripheral components used
7	for sending and receiving signals between the parts of the configuration,
8	- the duplication of the Global Blocks by the Configurator
9	system and the instantiation of the Global Blocks duplicated in each
10	server,
11	- the generation of the HLL-type parts that serve as a
12	communication medium between the servers.

i	5. Method according to claim 3 or 4, wherein the automatic connection
2	between the components by the Configurator system includes several phases:
3	<ul> <li>a high-level topological phase for selecting the components</li> </ul>
4	and their respective positions,
5	<ul> <li>a wiring phase for creating the actual connection between</li> </ul>
6	the components, this phase generating as a result a wiring table (TCAB)
7	that associates the signals connected to one another with the unique name
8	of the wire that connects them,
9	<ul> <li>a phase for generating HDL-type and HLL-type source files</li> </ul>
1	6. Method according to claim 5, wherein the wiring phase is performed by the
2	Configurator system in the following three steps:
3	a. the Global Blocks and the System Blocks are first connected to all of he
4	components,
5	b. next come the connections of the signals between the other
6	components,
7	c. after the wiring, an additional pass makes it possible to connect the
8	remaining unconnected signals of each component to predetermined signals in
9	order to produce a given stable state; the Configurator system then generates
10	partial configurations comprising a subset of the architecture.
1	7. Method according to claim 6, wherein the predetermined signals are the
2	signals of the System Block corresponding to the component.
1	8. Method according to any of claims 1 through 7, wherein the description file
2	of the architecture (FDARCH) of the global model includes the simulation models of the
3	Global Blocks and the System Blocks, these two types of components being connected to
4	one another and handling environment signals.
1	9. Method according to claim 8, wherein the System Blocks are connected to
2	the other components and supply them with the system signals that are specific to them

10. Method according to claim 9, wherein the data processing system (40) performs a conformity check of the connections, comparing the connection table of the real instances between blocks (TCINST) to the connection coherency rule table (TRCOH).

1

2

3

4

1

2

3

4

5

6

1

2

3

4

5

1

3

4

- 11. Method according to claim 10, wherein the data processing system (40) compares the physical connections between the components to the connection coherency rule table (TRCOH), in order to detect any incompatibilities between the ends of the connections between the components, and in such a case, it specifies, and adds into the instance connection table (TCINST), an adapter component (Intermediate Block) (101) inserted into the connection in question.
- 1 12. Method according to claim 11, wherein the configuration definition file 2 (FCONF) includes information, specified by an attribute, concerning the utilization of 3 adapter components (Intermediate Blocks) with the instances of the active Components, 4 whose connections are compared to the instance connection table (TCINST), in order to 5 detect any incompatibilities between the ends of the connections between the 6 components, and in such a case it specifies, and adds into the instance connection table 7 (TCINST), another adapter component (Intermediate Block) (102) inserted into the 8 connection in question.
  - 13. Method according to claim 12, wherein the data processing system (40) selects certain connections between the components of the connection coherency rule table (TRCOH) and specifies, and adds into the instance connection table (TCINST), additional connections constituting branches leading to respective additional models, which represent tools (probes) for monitoring the connections.
- 14. Method according to any of claims 1 through 13 wherein, in the source 2 file generation nphase, the Configurator system generates the source files in HDL language (MGHDL) and in HLL language (MGHLL), based on the content of the component and connection rule table (TCRC), the coherency rule table (TRCOH), the 5 source file formatting table (TMFT), the instance connection table (TCINST) and the wiring table (TCAB).

16. Method according to any of claims 1 through 15, wherein the data 2 processing system (40) generates the functional specification of the global simulation 3 model in a computer format compatible with a high-level programming language, (HLL) 4 and in a format compatible with a hardware description language (HDL).

1

1

2

- 1 17. Method according to either of claims 15 and 16, wherein the configuration 2 definition file (FCONF) comprises, for each component, at least one part in HDL-type 3 language, said part in HDL-type language providing an interface with other models.
- 1 18. Method according to claim 17, wherein the models that include a part in 2 HLL-type language include interface adapters.
- 1 19. Method according to claim 18, wherein the Configurator system chooses 2 each interface adapter model as a function of the connection coherency rule table 3 (TRCOH).
- 20. Method according to claim 19, wherein the connections of the physical 1 2 signals are specified by "Ports," each port being an arbitrary selection of the signals of the HDL-type interface of a component by means of regular expressions based on the names 3 of these signals, and being constituted by regular expression/substitute expression pairs, 4 5 these expressions being successively applied to the name of each signal of the HDL-type 6 interface, and if the final substitution is identical for two signals, the latter are connected 7 to one another, the connection being stored in the wiring table (TCAB).
  - 21. Method according to claim 20 wherein, each interface adapter being shared among several models connected to the same port, only one of these models transmits signals through said port.

- 1 22. Data processing system (40) for automatically generating a global 2 simulation model of a configuration of fixed functional blocks, mutually connected by 3 interworking connections so as to constitute the global simulation model of an 4 architecture comprising models of integrated circuits under development that can 5 constitute a machine that conforms to the functional specification of a configuration, this 6 system being characterized in that the data processing system (40) uses a Configurator 7 program (PROGCONF) that includes means for creating a simulation of the wiring by 8 applying stored regular expressions, and for using a configuration definition file 9 (FCONF) in a high level language, a component and connection rule table (TCRC) 10 describing the properties (type, HDL-type interfaces, ports, constructors of HLL class 11 objects, etc.) of the software components for simulating the circuit, a connection 12 coherency rule table (TRCOH) in a high level language (HLL), means for instantiating 13 the elements resulting from the configuration definition file (FCONF), and an HLL code 14 generator that combines the parameters of the components with the connection rules.
- 1 23. System according to claim 22, characterized in that there are at least five 2 types of components: Active Components, Monitoring and Verification Blocks, 3 Intermediate Blocks, System Blocks and Global Blocks.

1

2

3

4

1

1

2

- 24. System according to claim 23, characterized in that it is equipped to perform a conformity check of the connections by comparing the instance connection table (TCINST) with a table of coherency rules (TRCOH) for the physical connections between the models chosen from the blocks constituting the global model.
- 25. System according to claim 24, characterized in that it is designed to compare the connection table of the real instances (TCINST) between blocks to the 2 3 connection coherency rule table (TRCOH), in order to detect any incompatibilities 4 between the ends of the connections between blocks, and in such a case to specify, and 5 add into the connection coherency rule table (TRCOH), a functional adapter block (Intermediate Block) (101) inserted into the connection in question. 6
  - 26. System according to any of claims 22 through 25, characterized in that the component and connection rule table (TCRC), which includes the properties of the components, contains global parameters common to all of the component types and exists

in the form of a table distributed into one or more tables, which may or may not be associative, wherein the entries are names designating all of the possible models for the same component.

- 27. System according to claim 26, characterized in that the associative tables can contain the description, either in the form of parameter sets or in the form of references to procedures that generate the required values, the entries of these associative tables being names designating all of the possible models for the same component and forming a character string containing predetermined special identifiers, replaced by the values calculated by the Configurator system.
- 28. System according to claim 27, characterized in that at least three selectors indicate the instance to be used, the latter being transmitted as a parameter to a constructor of an HLL object:
  - a first selector indicates the current instance ("item"),
  - a second selector specifies the instance connected to the other end of the port,
- a third selector indicates the composite instance
  corresponding to the active Component containing the observation
  port.
  - 29. System according to any of claims 22 through 28, characterized in that the Configurator system uses one or more connection coherency rule tables (TRCOH), which represent the rules for interconnecting the components and for inserting intermediate components, one or more component and connection rule tables (TCRC), which represent the system-level connection rules and the rules for generating connections between the signals, and one or more source file formatting tables (TFMT), which represent the rules for generating instances of HLL-type objects.
  - 30. System according to any of claims 22 through 29, characterized in that the Configurator system uses:
- an HLL base class for uniquely identifying each object instantiated and for
   polling the configuration,
  - means for generating and automatically instantiating System Blocks,

- means for tables associating the signals connected together under the unique name of the connecting wires

- means for using a formatting table to generate the source files in HDL and HLL.
- 31. System according to any of claims 22 through 30, characterized in that the operator functionally specifies the configuration in the highest level language as much as possible, and completes the functional specification with the components in the lowest level language.
- 32. System according to any of claims 22 through 31, characterized in that the following entries in the hash define the component Type (for example DUT (HDL model), XACTOR (transactor), MONITOR, VERIFIER or other types), and corresponds each Component Type to a hash, in turn composed of the following entries:
  - a first entry <u>ReqModule</u> contains the name of the HDL module of the component and the name of the corresponding source file,
  - a second entry <u>Connect</u> is the definition of the method for selecting the signals that are part of a Port, this description being composed of a set of entries indexed by the name of the Port; the configurator associates each Port name with a table of regular expressions and a pointer to a signal connection procedure that controls the application of these expressions to the names of the signals of the interface of the component.
- 33. System according to claim 32, characterized in that the generic structure of the active Components includes a Block containing the HDL description and a Block in HLL that provides the access paths to the HDL resources, and if necessary, a description of the block in HLL; the set of signals of the HDL block constitute the interface of the containing Block, formed by Ports, which are arbitrary logical selections of the signals of an interface, and by interface adapters, which are the software parts that handle, in each Port, the two-way communication between the parts in HLL and those in HDL, the interface adapters being chosen by the Configurator system.

- 1 34. System according to claim 33, characterized in that the Ports are specified 2 in the form of regular expressions, which serve both to select the subsets of signals to be 3 connected and to define the connection rules.
- 1 35. System according to any of claims 22 through 34, characterized in that the Configurator system generates so-called Transfer Components, which are inserted on each side of the cutoff to the servers, these components simply being wires for the inputs and registers for the outputs.